DM54161/DM74161/DM74163 Synchronous 4-Bit Counters

General Description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The 161 and 163 are 4-bit binary counters. The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform. These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable input. The clear function for the 161 is asynchronous; and a low level at the clear input sets all four of the flip-flop outputs low, regardless of the levels of clock, load, or enable inputs. The clear function for the 163 is synchronous; and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily, as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to all low outputs. Low-to-high transitions at the clear input of the 163 are also permissible, regardless of the logic levels on the clock, enable, or load inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the Qn output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low-level transitions at the enable P or T inputs of the 161 through 163 may occur, regardless of the logic level on the clock.

Features
- Synchronously programmable
- Internal look-ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- Diode-clamped inputs

Connection Diagram

Order Number DM54161J, DM54161W, DM74161N or DM74163N
See NS Package Number J16A, N16E or W16A
Absolute Maximum Ratings (Note)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage 7V
Input Voltage 5.5V
Operating Free Air Temperature Range
DM54 -55°C to +125°C
DM74 0°C to +70°C
Storage Temperature Range -65°C to +150°C

Note: The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the “Electrical Characteristics” table are not guaranteed at the absolute maximum ratings. The “Recommended Operating Conditions” table will define the conditions for actual device operation.

Recommended Operating Conditions

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>DM54161</th>
<th>DM74161 and 163</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC</td>
<td>Supply Voltage</td>
<td>Min</td>
<td>Nom</td>
<td>Max</td>
</tr>
<tr>
<td>VIH</td>
<td>High Level Input Voltage</td>
<td>2</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>VIL</td>
<td>Low Level Input Voltage</td>
<td>0.8</td>
<td>0.8</td>
<td></td>
</tr>
<tr>
<td>IOH</td>
<td>High Level Output Current</td>
<td>-0.8</td>
<td>-0.8</td>
<td></td>
</tr>
<tr>
<td>IOL</td>
<td>Low Level Output Current</td>
<td>16</td>
<td>16</td>
<td></td>
</tr>
<tr>
<td>fCLK</td>
<td>Clock Frequency (Note 6)</td>
<td>25</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tW</td>
<td>Pulse Width (Note 6)</td>
<td>Clock</td>
<td>25</td>
<td></td>
</tr>
<tr>
<td>tSU</td>
<td>Setup Time (Note 6)</td>
<td>Data</td>
<td>20</td>
<td></td>
</tr>
<tr>
<td>tH</td>
<td>Hold Time (Note 6)</td>
<td>Clock</td>
<td>20</td>
<td></td>
</tr>
<tr>
<td>TA</td>
<td>Free Air Operating Temperature</td>
<td>-55</td>
<td>125</td>
<td>0</td>
</tr>
</tbody>
</table>

Electrical Characteristics
Over recommended operating free air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ (Note 1)</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>VI</td>
<td>Input Clamp Voltage</td>
<td>VCC - Min,</td>
<td>-1.5</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VDH</td>
<td>High Level Output Voltage</td>
<td>Min, VOH = Max</td>
<td>2.4</td>
<td>3.4</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VOL</td>
<td>Low Level Output Voltage</td>
<td>Min, VOL = Max</td>
<td>0.2</td>
<td>0.4</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Ii</td>
<td>Input Current @ Max Input Voltage</td>
<td>VCC - Max, VI = 5.5V</td>
<td>1</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IHI</td>
<td>High Level Input Current</td>
<td>VI = Max,</td>
<td>80</td>
<td>μA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IIL</td>
<td>Low Level Input Current</td>
<td>VCC - Max,</td>
<td>-3.2</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Others

Clock

Enable T

Others

Others

Others

Others
### Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted) (Continued)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ (Note 1)</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{OS}$</td>
<td>Short Circuit Output Current</td>
<td>$V_{CC} \rightarrow \text{Max}$ (Note 2)</td>
<td>DM54</td>
<td>$-20$</td>
<td>$-57$</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>DM74</td>
<td>$-20$</td>
<td>$-57$</td>
<td>mA</td>
</tr>
<tr>
<td>$I_{CM}$</td>
<td>Supply Current with Outputs High</td>
<td>$V_{CC} \rightarrow \text{Max}$ (Note 3)</td>
<td>DM54</td>
<td>85</td>
<td>94</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>DM74</td>
<td>59</td>
<td>94</td>
<td>mA</td>
</tr>
<tr>
<td>$I_{CL}$</td>
<td>Supply Current with Outputs Low</td>
<td>$V_{CC} \rightarrow \text{Max}$ (Note 4)</td>
<td>DM54</td>
<td>91</td>
<td>101</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>DM74</td>
<td>63</td>
<td>101</td>
<td>mA</td>
</tr>
</tbody>
</table>

Note 1: All typicals are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.
Note 2: Not more than one output should be shorted at a time.
Note 3: $I_{CM}$ is measured with the LOAD high, then again with the LOAD low, with all inputs high and all outputs open.
Note 4: $I_{CL}$ is measured with the CLOCK high, then again with the CLOCK input low, with all inputs low and all outputs open.
Note 5: Applies to 163 which has synchronous clear inputs.
Note 6: $T_A = 25^\circ\text{C}$ and $V_{CC} = 5\text{V}$.

### Switching Characteristics

At $V_{CC} = 5\text{V}$ and $T_A = 25^\circ\text{C}$ (See Section 1 for Test Waveforms and Output Load)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>From (Input) To (Output)</th>
<th>$R_L = 400\Omega$, $C_L = 15\text{pF}$</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$f_{MAX}$</td>
<td>Maximum Clock Frequency</td>
<td></td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>$t_{PLH}$</td>
<td>Propagation Delay Time Low to High Level Output</td>
<td>Clock to Ripple Carry</td>
<td>35</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{PHL}$</td>
<td>Propagation Delay Time High to Low Level Output</td>
<td>Clock to Ripple Carry</td>
<td>35</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{PLH}$</td>
<td>Propagation Delay Time Low to High Level Output</td>
<td>Clock (Load High) to Q</td>
<td>20</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{PHL}$</td>
<td>Propagation Delay Time High to Low Level Output</td>
<td>Clock (Load High) to Q</td>
<td>23</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{PHL}$</td>
<td>Propagation Delay Time Low to High Level Output</td>
<td>Clock (Load Low) to Q</td>
<td>25</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{PHL}$</td>
<td>Propagation Delay Time High to Low Level Output</td>
<td>Clock (Load Low) to Q</td>
<td>29</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{PLH}$</td>
<td>Propagation Delay Time Low to High Level Output</td>
<td>Enable T to Ripple Carry</td>
<td>16</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{PHL}$</td>
<td>Propagation Delay Time High to Low Level Output</td>
<td>Enable T to Ripple Carry</td>
<td>16</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{PHL}$</td>
<td>Propagation Delay Time Low to High Level Output</td>
<td>Clear (Note 7) to Q</td>
<td>38</td>
<td>ns</td>
</tr>
</tbody>
</table>

Note 7: Propagation delay for clearing is measured from the clear input for the 161 or from the clock input transition for the 163.
Logic Diagrams (Continued)
Logic Diagrams (Continued)

161, 163 Synchronous Binary Counters
Typical Clear, Preset, Count and Inhibit Sequences

1. Clear outputs to zero
2. Reset to binary twelve
3. Count to thirteen, fourteen, fifteen, zero, one and two
4. Inhibit
Parameter Measurement Information

Switching Time Waveforms

Note A: The input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, duty cycle ≤ 50%, Z_OUT = 50Ω. For 161 and 163, tᵣ ≤ 10 ns, tᵥ ≤ 10 ns. Vary PRR to measure f_MAX.

Note B: Outputs Q₀ and carry are tested at tᵣ₊₁₁₀ for 161, 163 where tᵣ is the bit time when all outputs are low.

Note C: For 161 and 163, V_REF = 1.5V.
Note A: The input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50\%, Z_{OUT} = 50\Omega. For 161 and 163, \( t_{\text{i}} \leq 10\text{ ns}, t_{\text{j}} \leq 10\text{ ns} \). Vary PRR to measure \( f_{\text{MAX}} \).

Note B: Enable P and enable T setup times are measured at \( t_{\text{n}} \).

Note C: For 161 and 163, \( V_{\text{REF}} = 1.5V \).
Physical Dimensions inches (millimeters)

16-Lead Ceramic Dual-In-Line Package (J)
Order Number DM54161J or DM54163AJ
NS Package Number J16A

16-Lead Molded Dual-In-Line Package (N)
Order Number DM74161N or DM74163N
NS Package Number N16E
**Physical Dimensions**

inches (millimeters) (Continued)

```
.050 – 0.080 (1.270 – 2.032) TYP
.004 – 0.005 (0.102 – 0.152)

.007 – 0.018 (0.178 – 0.457) TYP
.371 – 0.390 (9.423 – 9.506)

.0250 ± 0.005 (1.270 ± 0.127) TYP
.000 MIN TYP

.16 – .15 (.635 – 9.528)
16.15 15 14 13 12 11 10 9
3
2
0
.015 – 0.019 (0.381 – 0.487) TYP
0.245 – 0.275 (6.223 – 6.985)

.250 – .270 (6.350 – 6.990)
.300 (.762) MAX GLASS

.0008 – .012 (.026 – .0305)

16-Lead Ceramic Flat Package (W)
Order Number DM54161W or DM54163AW
NS Package Number W16A
```

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.